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(57) ABSTRACT 
In a communication system, and in particular a wireless 
Orthogonal Frequency Division Multiplexing (OFDM) 
communication system, the present invention provides sys-
tems for synchronizing data transmitted across a channel. 
The present invention may be used in a Multi-Input, Multi-
Output (MIMO) system in which the data is transmitted 
from any number of transmitting antennas and received by 
any number of receiving antennas. The number of transmit-
ting and receiving antennas does not necessarily have to be 
the same. Circuitry is provided for synchronizing the data in 
both the time domain and frequency domain. Time synchro-
nization involves coarse time synchronization and fine time 
synchronization. Frequency synchronization involves coarse 
frequency offset estimation, fine frequency offset estimation, 
and frequency offset correction. 
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TIME AND FREQUENCY 
SYNCHRONIZATION IN MULTI-INPUT, 
MULTI-OUTPUT (MIMO) SYSTEMS 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
2 
apparatus exists for MIMO systems that are capable of 
providing time and frequency synchronization as well as 
channel parameter estimation. Thus, a need exists for a 
method and apparatus that is capable of providing time and 
frequency synchronization in MIMO systems and can fur-
ther perform channel estimation. 
This application claims priority to copending U.S. provi-
sional application entitled, "Synchronization for MIMO 
OFDM Systems," having Ser. No. 60/286,180, filed Apr. 24, 10 
2001, which is entirely incorporated herein by reference. 
SUMMARY OF THE INVENTION 
The present invention provides systems and methods that 
overcome the deficiencies of the prior art as mentioned 
above. The present invention utilizes a sequence of training 
symbols or preambles that may be used in both Single-Input, 
Single-Output (SISO) and Multi-Input, Multi-Output 
(MIMO) systems, using any number of transmitting and 
receiving antennas. Also, the present invention can be used 
This application is related to copending U.S. provisional 
application entitled "Parameter Estimation for MIMO 
OFDM Systems," having Ser. No. 60/286,130, filed on Apr. 
24, 2001, which is entirely incorporated herein by reference. 15 
TECHNICAL FIELD OF THE INVENTION 
The present invention is generally related to wireless 
communication systems that employ Orthogonal Frequency 
Division Multiplexing (OFDM) and, more particularly, to an 
apparatus and method for providing time and frequency 
synchronization in a Multi-Input, Multi-Output (MIMO) 
OFDM system. 
BACKGROUND OF THE INVENTION 
In wireless communication systems, recent developments 
have been made using technologies wherein multiple signals 
are simultaneously transmitted over a single transmission 
path. In Frequency Division Multiplexing (FDM), the fre-
quency spectrum is divided into sub-channels. Information 
(e.g. voice, video, audio, text, etc.) is modulated and trans-
mitted over these sub-channels at different sub-carrier fre-
quencies. 
In Orthogonal Frequency Division Multiplexing (OFDM) 
schemes, the sub-carrier frequencies are spaced apart by 
precise frequency differences. Because of the ability of 
OFDM systems to overcome the multiple path effects of the 
channel, and to transmit and receive large amounts of 
information, much research has been performed to advance 
this technology. By using multiple transmitting antennas and 
multiple receiving antennas in OFDM systems, it is possible 
to increase the capacity of transmitted and received data 
while generally using the same amount of bandwidth as in 
a system with one transmit and one receive antenna. 
OFDM technologies are typically divided into two cat-
egories. The first category is the Single-Input, Single-Output 
(SISO) scheme, which utilizes a single transmitting antenna 
to transmit radio frequency (RF) signals and a single receiv-
ing antenna to receive the RF signals. The second category 
is the Multi-Input, Multi-Output (MIMO) scheme, which 
uses multiple transmitting antennas and multiple receiving 
antennas. 
In typical communication systems, training symbols, or 
preamble, at the beginning of data frames, are usually added 
to synchronize a received data frame with a transmitted data 
frame in a MIMO system in both the time domain and 
frequency domains. In order to make MIMO systems opera-
20 tional, synchronization is essential. However, no scheme has 
been developed which is capable of time and frequency 
synchronization in MIMO systems. The present invention 
achieves synchronization in the time domain and frequency 
domain and, therefore, enables MIMO systems to operate 
25 acceptably. 
One MIMO Orthogonal Frequency Division Multiplexing 
(OFDM) system of the present invention includes a number 
of OFDM modulators, which provide data frames to be 
transmitted across a channel. The data frames of the present 
30 invention comprise one or more training symbols, a plurality 
of data symbols, and cyclic prefixes inserted between the 
data symbols. A number of transmitting antennas corre-
sponding to the number of modulators is used to transmit the 
modulated signals over the channel. A number of receiving 
35 antennas is used to receive the transmitted signals. The 
received signals are demodulated by a number of OFDM 
demodulators corresponding to the number of receiving 
antennas and decoded by an OFDM decoder, which pro-
cesses the data frames. By utilizing the structure embedded 
40 in the training symbols, the MIMO system of the present 
invention is capable of providing time and frequency syn-
chronization as well as perform channel estimation. 
A method of the present invention is also provided, 
wherein synchronization is carried out in the time and 
45 frequency domains in a MIMO system. The method includes 
producing data frames comprising at least one training 
symbol, multiple data symbols and cyclic prefixes. The data 
frames are transmitted over the channel, received, and 
demodulated and processed. By processing the training 
50 symbol of the data frame, the data frame can be synchro-
nized in both the time and frequency domains. 
Other systems, methods, features, and advantages of the 
present invention will become apparent to a person having 
skill in the art upon examination of the following drawings 
55 and detailed description. All such additional systems, meth-
ods, features, and advantages are within the scope of the 
as a prefix to the data symbols. The data symbols, of course, 
include the useful data or information (e.g., voice, data, 
video, etc.), which is meant to be transmitted to a remote 
location. The training symbols in SISO systems are used to 60 
provide synchronization of the received signals with respect 
present invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. Moreover, in the 
drawings, like reference numerals designate corresponding 
parts throughout the several views. 
to the transmitted signals, as well as to provide channel 
parameter estimation. 
Although training symbols used for SISO systems can be 
used to provide synchronization in a MIMO system, the 65 
training symbols cannot provide for channel parameter 
estimation in the MIMO system. In fact, no method or 
FIG. 1 is a block diagram illustrating an example embodi-
ment of a Multi-Input, Multi-Output (MIMO) Orthogonal 
Frequency Division Multiplexing (OFDM) system. 
US 7,088,782 B2 
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FIG. 2 is a block diagram illustrating an example embodi-
ment of the MIMO encoder shown in FIG. 1. 
FIG. 3 is a block diagram illustrating an example embodi-
ment of one of the OFDM modulators shown in FIG. 1. 
FIG. 4 illustrates an example frame structure for a MIMO 
OFDM system. 
FIG. 5 is a block diagram illustrating an example matrix 
of a transmitted sequence structure and an example matrix of 
a received sequence structure using the modulator/demodu-
lator arrangement shown in FIG. 1. 
FIG. 6 illustrates a three-dimensional representation of 
the received sequence structure in detail. 
FIG. 7 is a block diagram illustrating an example embodi-
ment of one of the OFDM demodulators shown in FIG. 1. 
FIG. 8 is a block diagram illustrating an example embodi-
ment of the synchronization circuit shown in FIG. 7. 
FIGS. 9A and 9B are block diagrams illustrating example 
embodiments of the coarse time synchronization circuit 
shown in FIG. 8. 
4 
the data so that certain criterion for space-time processing 
and OFDM are satisfied. The encoder 14 separates the data 
onto multiple paths in the transmitter 8, each of which will 
hereinafter be referred to as a transmit diversity branch 
(TDB). The separate TDBs are input into OFDM modulators 
16, each of which modulates the signal on the respective 
TDB for transmission by the transmitting antennas 18. The 
present invention may be used in a Single-Input, Single-
Output (SISO) system, which may be considered as a special 
10 case of MIMO wherein the number of transmitting and 
receiving antennas is one. In the SISO system example, 
separation of the data by the encoder 14 is not necessary 
since only one OFDM modulator 16 and antenna 18 is used. 
During the encoding by the encoder 14 and modulating by 
15 the OFDM modulators 16, data is normally bundled into 
groups such that the collection of each group of data is 
referred to as a "frame." Details of the frame as used in the 
present invention will be described in more detail below 
FIG. 10 is a block diagram illustrating an example 20 
embodiment of the first frequency offset estimation circuit 
shown in FIG. 8. 
with reference to FIG. 4. Each frame along each TDB is 
output from a respective OFDM modulator 16. As illustrated 
in FIG. 1, any number of OFDM modulators 16 may be 
used. The number of OFDM modulators 16 and respective 
transmitting antennas 18 may be represented by a variable 
"Q." The OFDM modulators 16 modulate the respective 
FIG. 11 is a block diagram illustrating an example 
embodiment of the fine time synchronization circuit shown 
in FIG. 8. 
FIG. 12 is a block diagram illustrating an example 
embodiment of the second frequency offset estimation cir-
cuit shown in FIG. 8. 
FIG. 13 is a block diagram illustrating an example 
embodiment of the decoder shown in FIG. 1. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENT 
25 frames at specific sub-carrier frequencies and respective 
transmitting antennas 18 transmit the modulated frames over 
the channel 19. 
On the side of the receiver 10, a number "L" ofreceiving 
antennas 20 receives the transmitted signals, which are 
30 demodulated by a number L of respective OFDM demodu-
lators 22. The number L may represent any number and is 
not necessarily the same as the number Q. In other words, 
the number Q of transmitting antennas 18 may be different 
from the number L of receiving antennas 20, or they may 
35 alternatively be the same. The outputs of the demodulators 
22 are input into a decoder 24, which combines and decodes 
the demodulated signals. The decoder 24 outputs the original 
data, which may be received by a device (not shown) that 
In FIG. 1, an example embodiment of a Multi-Input, 
Multi-Output (MIMO) Orthogonal Frequency Division 
Multiplexing (OFDM) communication system 6 of the 
present invention is shown. The communication system 6 in 
this example embodiment may be implemented as a wireless 
system for the transmission and reception of data across a 40 
wireless channel 19. The communication system 6, for 
example, may be part of a wireless Local Area Network 
(LAN) system or wireless Metropolitan Area Network 
(MAN) system, cellular telephone system, or other type of 
radio or microwave frequency system incorporating either 45 
one-way or two-way communication over a range of dis-
tances. The communication system 6 may transmit in a 
range from 2 to 11 GHz, for example, such as in the 
unlicensed 5.8 GHz band using a bandwidth of about 3-6 
MHz. 
uses the data. 
The communication system 6 may comprise one or more 
processors, configured as hardware devices for executing 
software, particularly software stored in computer-readable 
memory. The processor can be any custom made or com-
mercially available processor, a central processing unit 
(CPU), an auxiliary processor among several processors 
associated with a computer, a semiconductor based micro-
processor (in the form of a microchip or chip set), a 
macroprocessor, or generally any device for executing soft-
ware instructions. Examples of suitable commercially avail-
50 able microprocessors are as follows: a PA-RISC series 
microprocessor from Hewlett-Packard Company, an 80x86 
or Pentium series microprocessor from Intel Corporation, a 
PowerPC microprocessor from IBM, a Spare microproces-
sor from Sun Microsystems, Inc, a 68xxx series micropro-
It is also possible for the present invention to be used in 
a system that comprises an array of sub-channel communi-
cation links that carry a number of signals transmitted by a 
number of transmitting elements to each of a number of 
receiving elements. In this latter case, communication links, 
such as wires in a wiring harness or some alternative wired 
transmission system, for example, could be used over the 
distance between a data source and a receiver. 
In the example embodiment of FIG. 1, a transmitter 8 
transmits signals across the wireless channel 19 and a 
receiver 10 receives the transmitted signals. The transmitter 
8 comprises a data source 12, which provides the original 
binary data to be transmitted from the transmitter 8. The data 
source 12 may provide any type of data, such as, for 
example, voice, video, audio, text, etc. The data source 12 
applies the data to an encoder 14, which encodes the data to 
allow for error correction. The encoder 14 further processes 
55 cessor from Motorola Corporation, or a 67xxx series Digital 
Signal Processor from the Texas Instruments Corporation. 
When the communication system 6 is implemented in 
software, it should be noted that the communication system 
6 can be stored on any computer-readable medium for use by 
60 or in connection with any computer-related system or 
method. In the context of this document, a computer-
readable medium is an electronic, magnetic, optical, or other 
physical device or means that can contain or store a com-
puter program for use by or in connection with a computer 
65 related system or method. The communication system 6 can 
be embodied in any computer-readable medium for use by 
or in connection with an instruction execution system, 
US 7,088,782 B2 
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apparatus, or device, such as a computer-based system, 
processor-containing system, or other system that can fetch 
the instructions from the instruction execution system, appa-
ratus, or device and execute the instructions. In the context 
of this document, a "computer-readable medium" can be any 
means that can store, communicate, propagate, or transport 
the program for use by or in connection with the instruction 
execution system, apparatus, or device. The computer-read-
able medium can be, for example but not limited to, an 
electronic, magnetic, optical, electromagnetic, infrared, or 10 
semiconductor system, apparatus, device, or propagation 
medium. Examples of the computer-readable medium 
include the following: an electrical connection having one or 
more wires, a portable computer diskette, a random access 
memory (RAM), a read-only memory (ROM), an erasable 15 
programmable read-only memory (EPROM, EEPROM, or 
Flash memory), an optical fiber, and a portable compact disc 
read-only memory (CDROM). Note that the computer-
readable medium could even be paper or another suitable 
medium upon which the program is printed, as the program 20 
can be electronically captured, via for instance optical 
scanning of the paper or other medium, then compiled, 
interpreted or otherwise processed in a suitable manner if 
necessary, and then stored in a computer memory. 
In an alternative embodiment, where the communication 25 
system 6 is implemented in hardware, the communication 
system can be implemented with any or a combination of the 
following technologies, which are each well known in the 
art: one or more discrete logic circuits having logic gates for 
implementing logic functions upon data signals, an appli- 30 
cation specific integrated circuit (ASIC) having an appro-
priate combination oflogic gates, a programmable gate array 
(PGA), a field progranrmable gate array (FPGA), etc. 
The encoder 14 and OFDM modulators 16 of the trans-
35 
mitter 8 will now be described with respect to FIGS. 2 and 
3. FIG. 2 shows details of an example embodiment of the 
encoder 14 shown in FIG. 1. The encoder 14 may be 
configured such that data from the data source 12 is encoded 
by a channel encoder 26, which adds parity to the original 
40 
data to produce channel encoded data. The channel encoder 
26 encodes the data using a scheme that is recognized by the 
decoder 24 of the receiver 10 and enables the decoder 24 to 
detect errors in the received data. Errors may arise as a result 
6 
Each TDB provides an input to a respective adder 34. The 
other input into each of the adders 34 is connected to the 
output of a pilot/training symbol inserter 32, which provides 
pilot symbols and training symbols to be inserted into the 
frames on the TDBs. Symbols inserted periodically within 
the data symbols will be referred to herein as "pilot sym-
bols." These periodic pilot symbols may be inserted any-
where in the stream of the data symbols. If a continuous 
burst of symbols is inserted by the pilot/training symbol 
inserter 32, this type of symbol will be referred to herein as 
"training symbols" which constitute the preamble. The train-
ing symbols preferably are inserted at the beginning of the 
frame. However, the training symbols may be inserted onto 
the frame in a location other than at the beginning of the 
frame, such as at the end or in the middle of the frame. 
The pilot/training symbol inserter 32 may be configured 
so that it is capable of storing multiple sets of training 
symbols or pilot symbols. In this case, a particular set may 
be selected, for example, based on desirable communication 
criteria established by a user. The training symbols for each 
respective sub-channel may preferably be unique to the 
particular sub-channel. In order to accommodate amplitude 
differences between the sub-channels, the training symbols 
may be designed and adjusted to maintain a constant ampli-
tude at the output of each sub-channel. 
Training symbols are preferably transmitted once for 
every frame. Training symbols are used for periodic cali-
bration (synchronization and channel parameter estimation) 
whereas pilot symbols are used for minor adjustments to 
deal with the time-varying nature of the channel. The 
training symbols may be indicative of calibration values or 
known data values. These calibration values or known 
values may be transmitted across the channel, and used to 
calibrate the communication system 6. Any necessary 
refinements may be made to the communication system 6 if 
the received calibration values do not meet desirable speci-
fications. 
of environmental conditions of the channel 19 or noise 
inadvertently added by the transmitter 8 or receiver 10. 
The encoder 14 further includes a symbol mapper 28, 
which maps the channel-encoded data into data symbols. 
The symbol mapper 28 groups a predetermined number of 
bits such that each group of bits constitutes a specific symbol 
chosen from a pre-determined alphabet. The symbol mapper 
28 further lays out a stream of data symbols within the 
structure of a frame. 
Furthermore, the training symbols may be used as specific 
types of calibration values for calibrating particular channel 
parameters. By initially estimating these channel param-
eters, offsets in the time domain and frequency domain may 
be accounted for so as to calibrate the communication 
system 6. The training sequence may or may not bypass an 
Inverse Discrete Fourier Transform (IDFT) stage 38, which 
45 is a part of the embodiment of the OFDM modulator 16 of 
FIG. 3. A training sequence that bypasses the IDFT stage 38 
and is directly input into a digital to analog converter (DAC) 
44 is referred to herein as a directly modulatable training 
50 
sequence. Examples of such training sequences may be 
"chirp-like" sequences. These sequences cover each portion 
of the bandwidth used by the communication system 6. 
Hence, channel response can be easily determined. In gen-
eral, a chirp sequence in the time domain is given by the 
equation: 
55 
The encoder 14 further includes a space-time processor 30 
that processes the data symbol stream received from the 
symbol mapper 28 and outputs the processed data symbols 
via the respective TDBs. The space-time processor 30 
encodes the data symbol stream in a manner such that the 
receiver 10 is capable of decoding the signals. The data 
symbols in the TDBs are distributed over Q lines that will 60 
eventually be transmitted at precise frequencies spaced apart 
from each other by a predetermined difference in frequency. 
By providing a specific frequency difference between the 
multiple sub-channels, orthogonality can be maintained, 
thereby preventing the OFDM demodulators 22 from pick- 65 




Sn= cos N + jsi,\ N , n = 0, 1, ... , N - 1, 
where j is given by /=I and is used to denote the quadrature 
component of the signal. It should be noted that the term sn 
refers to a time domain signal on the side of the transmitter 
8. Frequency domain signals on the transmitter side will 
hereinafter be referenced by capital letters Sk. Time and 
frequency domain signals on the receiver side will herein-
US 7,088,782 B2 
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after be written as rn and Rk, respectively. Other modifica-
tions of the chirp-like sequence may be Frank-Zadoff 
sequences, Chu sequences, Milewski sequences, Suehiro 
polyphase sequences, and sequences given by Ng et al. By 
observing the response of the receiver 10 to the chirp 
signals, the channel parameters may be estimated. 
In the case when the IDFT stage 38 is not bypassed, a 
training sequence may be generated by modulating each of 
the symbols on the TDBs with a known sequence of symbols 
in the frequency domain and passing the symbols through 
the IDFT stage 38. Generally, such a known sequence of 
symbols is obtained from an alphabet which has its con-
stituents on the unit circle in the complex domain and such 
that the resultant sequence in the time domain has a suitable 
Peak to Average Power Ratio (PAPR). An alphabet in 
communication systems is defined as a finite set of complex 
values that each of the symbols can assume. For example, an 
alphabet of a binary phase shift keying (BPSK) system 
consists of values + 1 and -1 only. An alphabet for a 
quaternary phase shift keying (QPSK) system consists of the 
values l+j, -l+j, 1-j, and -1-j. For example, the training 
sequence may be generated by modulating each of the tones 
of the OFDM block using a BPSK alphabet, which consists 
of symbols + 1 and -1. The synchronization scheme may be 
very general such that any known sequence having suitable 
properties, such as low PAPR, may be used to form the 
training sequence. 
8 
The output from the IDFT stage 38 is input into a cyclic 
prefix inserter 40, which inserts an additional number of 
samples for every N samples. The number of samples 
inserted by the cyclic prefix inserter 40 will be referred to 
herein by the variable "G." The G samples are intended to 
be inserted as guard intervals to separate the N adjacent data 
symbols from each other in time by a separation adequate to 
substantially eliminate Inter Symbol Interference (ISI). The 
cyclic prefix inserter 40 repeats G samples from a latter 
10 portion of the N samples output from the IDFT stage 38 and 
inserts the G samples as a prefix to each of the data samples. 
Preferably, the time length of the cyclic prefix is greater than 
the maximum time delay of a transmitted signal across the 
channel 19. Since the nature of the channel 19 may be 
15 susceptible to a variation in the delay time from the trans-
mitted antennas 18 to the receiving antennas 20, it may be 
desirable to increase, or even double, the length of cyclic 
prefixes of the preamble to ensure that the time delay of the 
channel does not exceed the time of the cyclic prefix, 
20 thereby eliminating ISL 
The G+N samples, herein referred to as an OFDM sym-
bol, are then converted from a parallel format to a serial 
format using parallel-to-serial converter 42, and then input-
ted to a digital-to-analog converter (DAC) 44 for conversion 
25 into analog signals. The output from the DAC 44 is input 
into a mixer 48. A local oscillator 46 provides a signal 
having the carrier frequency to the other input of the mixer 
48 to up-convert the respective OFDM symbol from base-
band to RF. 
With reference again to FIG. 2, the adders 34 add the 
training symbols and pilot symbols to the frame. Other 
embodiments may be used in place of the adders 34 for 30 
combining the training symbols and pilot symbols with the 
data symbols in the frame. Furthermore, the adders 34 may 
include additional inputs to allow for flexibility when adding 
the pilot/training symbols or in the combining of multiple 
training symbols or even selectable training symbols. After 35 
the training symbols are inserted into frames on the respec-
tive TDBs, the frames are output from the encoder 14 and 
input in respective OFDM modulators 16. 
After the respective frame has been mixed with a carrier 
frequency that is set by the respective local oscillator 46, the 
frame is amplified by an amplifier 50. As indicated above, 
one of the drawbacks to any OFDM signal is that it generally 
has a high PAPR. To accommodate this drawback, the 
amplifier 50 may be backed off to prevent it from going into 
its non-linear region. However, the present invention may 
provide certain specific sequences that can be used in order 
to make the PAPR minimal or unity. 
Each OFDM modulator 16 preferably comprises the same 
components as the OFDM modulator 16 shown in FIG. 3. 
Other techniques for designing the OFDM modulators 16 
may be used in order to transmit the multiple frames across 
the channel 19 with minimal interference. Each frame output 
from the respective OFDM modulator 16 is transmitted by 
FIG. 3 shows an example embodiment of an OFDM 
40 
modulator 16, which receives signals along one of the TDBs. 
The number ofOFDM modulators 16 is preferably equal to 
the number of transmitting antennas 18. In SISO systems, 
there is only one OFDM modulator 16 and one transmitting 
antenna 18. In MIMO systems, there may be any number of 
45 
OFDM modulators 16 and transmitting antennas 18. 
a respective antenna 18. The antennas 18 may be spaced 
apart from each other by any desirable separation. For 
The respective signal from the encoder 14 is input into a 
serial-to-parallel converter 36 of the OFDM modulator 16. 
The serial-to-parallel converter 36 takes N symbols received 
in a serial format and converts them into a parallel format. 
The variable N will be referred to herein as the blocksize of 
the OFDM symbol. The N parallel symbols are processed by 
an Inverse Discrete Fourier Transform (IDFT) stage 38, 
which transforms the frequency signals to the time domain. 
The N number of transformed symbols in the time domain 
will be referred to herein as samples. 
A method is proposed herein to design the training 
symbols such that the transforms of all the sequences from 
the IDFT stage 38 will have a constant magnitude. By 
maintaining a constant magnitude at the output of each of the 
IDFT stages 38 within their respective modulators, one of 
the main problems of OFDM, i.e., peak to average power 
ratio (PAPR), is solved. The receiver 10 can thus more 
accurately estimate the channel parameters, which are used 
by the receiver 10 to synchronize the received signals in the 
time and frequency domains, as will be described below in 
more detail. 
example, the separation distance may be in a range from a 
few millimeters to several meters. 
FIG. 4 illustrates an example of a frame 52 that is 
50 transmitted across the channel 19 from the transmitting 
antennas 18 to the receiving antennas 20. The frame 52 
comprises a preamble 54 comprising a number of training 
symbols NI and cyclic prefixes G. The preamble 54 is 
inserted by the pilot/training symbol inserter 32 as men-
55 tioned above. In addition, the data frame 52 comprises a data 
portion 56 consisting of a plurality of OFDM data symbols 
N and cyclic prefixes G, which are inserted before each of 
the OFDM data symbols N. As previously mentioned, the 
pilot/training symbol inserter 32 further inserts pilot sym-
60 bols (not shown) intermittently within the OFDM data 
symbols N. The task of the preamble 54 and training 
symbols NI in the frame is to help the receiver 10 identify the 
arrival of the frame 52 and hence perform time synchroni-
zation, frequency synchronization, and channel parameter 
65 estimation. 
The preamble 54, in general, consists of Q or more 
training symbols, wherein each training symbol has a length 
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of G+NI samples in time. The number of samples NI is 
established as a certain fraction of the number of data 
samples N in an OFDM block such that NI=N/I, where I is 
an integer, such as 1, 2, 4 ... For example, NI may be 1/4 N. 
Ifno predetermined NI has been established, the variable NI 
may be given the value equal to N. The training symbol 
length may be shorter than the length of the symbols in the 
data portion 56, which has a length of G+N samples. 
FIG. 5 shows a portion of the MIMO OFDM communi-
cation system 6 of FIG. 1 along with details of a signal 
transmission matrix S and a received demodulated OFDM 
sample matrix R. The signals of the communication system 
6 can be expressed using the equation: 
where R is a TxL received demodulated OFDM sample 
matrix, ri is a QxL matrix of channel coefficients that are 
indicative of the characteristics of the channel across which 
the signals are transmitted, S is a TX Q signal transmission 
matrix, and W is a TxL noise matrix that corrupts and 
distorts the received sample matrix R. In general, T may or 
may not be equal to Q and does not affect the synchroniza-
tion procedure. Hence, for simplicity, the assumption is 
made herein that Tis equal to Q. 
The signal transmission matrix S shown in FIG. 5 consists 
10 
last receive antenna 20 receives the transmitted signals over 
the channel impulse responses h 1v h2v h3v ... hQL from the 
first to the Qth transmitting antennas 18, respectively. For 
simplicity, only the signals received at the first and last 
receiving antennas 20 are shown. However, it should be 
understood that each receiving antenna 20 receives the 
signals transmitted from the Q transmitting antennas 18. 
The received signals are demodulated by the respective 
OFDM demodulators 22, which provide the received 
10 demodulated OFDM sample matrix R. At a time instance t, 
the samples R 1 , RQ+I' ... R(L-l)Q+I are received. At a next 
time instance t+ Ts, the samples R 2 , RQ+2 ... RCL-I)Q+2 are 
received. The samples are received at each time instance 
until all of the samples in the received demodulated OFDM 
15 sample matrix R are received. It should be noted that the 
time instances used for the matrices S and R are given the 
same variable, but, in essence, a delay occurs as is well 
known in the art. 
A significant task of the receiver 10 is to estimate the time 
20 of arrival of the transmitted signal. This process is called 
"time synchronization." In addition to time synchronization, 
OFDM systems typically require frequency synchronization 
as well. Because there usually exists a certain difference 
between the local oscillator frequencies of the transmitter 
25 and the receiver, the received signals experience a loss of 
sub-carrier orthogonality, which should typically be cor-
rected in order to avoid degradation in system performance. of Q OFDM symbols that are simultaneously transmitted 
from Q transmit antennas 18 over Q or more OFDM symbol 
periods (TJ. For example, at a first time instance t, the 
OFDM symbols S 1 , S 2 , ... SQ are transmitted from the first 30 
to the Qth antennas 18. At a second time instance t+ Ts, the 
OFDM symbols SQ+i' SQ+2 , ... S 2 Q are transmitted from the 
same antennas 18. The OFDM symbol transmissions are 
repeated at each time instance until all of the OFDM 
symbols of the matrix S have been transmitted. 
FIG. 6 shows a detailed illustration of the received 
demodulated OFDM sample matrix R which consists of L 
columns and Q or more rows of OFDM symbols with 
respect to space and time, respectively. As shown, the matrix 
R consists of three dimensions, namely space, time and 
frequency. The frequency axis indicates the amplitude of the 
frequency component received at each receiving antenna 20 
35 from each transmitting antenna 18. Each of the matrices R 
and ri can be seen to consist ofN matrices of dimension QxL 
or QxL vectors of length N. 
During the transmission of training symbols in an initial 
calibration mode, the S matrix consists of Q or more training 
symbols, each of which is less than or equal to the length of 
an OFDM symbol in the time dimension. The training 
symbols are simultaneously transmitted from the transmit- 40 
ting antennas 18 as represented by equations (1) and (2), 
wherein the different antennas correspond to the space 
dimension. 
In general, the training symbol length may be equal to the 
data symbol length. However, it is not necessary for the 
length of the training symbol in the preamble to be (N+G) 
since it is possible to estimate the characteristics of the 
channel even if the training symbol length is shortened to 
NftG such that (NftG)<(N+G). The variable NI may be set 
so as to establish a range of frequencies that may be 
estimated. For example, if NI=N/4, then a frequency offset 
of 4 sub-carrier spacings can be estimated using the training 
symbol. However, the range to be established may depend 
upon the characteristics of the channel to be estimated also. 
Transmission of the training sequence of length NI cor-
During the transmission of the data symbols, after the 
communication system 6 has been calibrated, the S matrix 45 
consists of Q or more data symbols each occupying an 
OFDM symbol in the time dimension. The pilot/training 
symbol inserter 32 inserts the pilot symbols within the data 
symbols. The data symbols are encoded, modulated, and 
transmitted from the transmitting antennas 18. 50 responds to exciting every Ith sub-channel of an OFDM 
signal having a block size N. This means that no information 
is transmitted on the remaining (1-1/I)N sub-channels and 
the estimates of the channel for the sub-channels are derived 
Each signal transmission matrix S of QxQ OFDM sym-
bols are transmitted over the communication channel 19, 
which naturally comprises a matrix of channel coefficients 
from the ones that actually include information. This may 
result in a poor performance and hence it is left to the system 
designer to determine the length of the preamble. 
The sub-channels of the transmit sequence that bear no 
information are said to be zero-padded. Alternatively, the 
training sequence of length NI may be generated by first 
ri. Typically, the communication channel 19 includes char-
acteristics that distort and degrade the transmitted signal. In 55 
addition to the distortion and degradation of the transmitted 
signal, the communication system adds noise terms repre-
sented by the matrix W, before the signal transmission 
matrix S is received at the L receive antennas 20. The 
addition of noise further degrades the system performance. 60 modulating every Ith sub-channel of the OFDM block by a 
known sequence of symbols and zero padding the rest. An 
N-point IDFT is taken to obtain N samples in the time 
domain, and finally only the first NI samples along with its 
cyclic prefix are transmitted. At the receiver after synchro-
FIG. 5 further illustrates how each of the L receiving 
antennas 20 receives each of the Q transmitted signals. For 
example, the first receive antenna 20 receives OFDM signals 
over channel impulse responses hrn h2D h3I ... hQI from the 
first to the Qth transmitting antennas 18, respectively. The 
term h,. 1 refers to the channel impulse response from the i'h 
transmit to the j'h receive antenna in the time domain. The 
65 nization, the samples corresponding to the training sequence 
of length NI are repeated I times before being demodulated 
by the OFDM demodulators. In a number of alternative 
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systems, many more sub-channels are zero padded to reduce 
the interference between the adjacent bands and to facilitate 
the system implementation. For example, in the systems 
based on the IEEE 802 .16a/b standard, a total of 5 6 tones or 
sub-carriers are zero padded. 
The training sequence structure in the frequency domain 
12 
is represented by its signal transmission matrix, which is 
configured in such a way so as to have certain properties that 
aid in synchronization and channel estimation. For example, 
the signal transmission matrix for a 2x2 system may be of 10 
the form: 
distance such that the received signals have minimum cor-
relation and are as independent from each other as possible. 
The outputs from the L number of OFDM demodulators 22 
are input into a decoder 24, which combines the multiple 
signals and decodes them. In addition, the decoder 24 
removes any correctable noise and distortion errors, as will 
be described below, and outputs signals representative of the 
original data. 
FIG. 7 illustrates an example embodiment of one of the 
OFDM demodulators 22 of the receiver 10. Received signals 
from the receiving antenna 20 are input into a pre-amplifier 
57, which amplifies the received signals to a level at which 
further processing may be performed. The output of the 
pre-amplifier 57 is connected to a mixer 58. A local oscil-(1) 
where * denotes a complex conjugate operation, and k is a 
sub-carrier or sub-channel index. The signal transmission 
matrix S for a 4x4 system may be of the form: 
S1.k S1.k S1.k S1.k (2) 
s, = 
-S1.k S1.k -S1.k S1.k 
-S1.k S1.k S1.k -S1.k 
-S1.k -S1.k S1.k S1.k 
where sl is the sequence in the frequency domain that has 
certain properties that satisfy the system requirements. Simi-
larly, the signal transmission matrix S for a 3x3 system may 









S3.k S3.k -s1.k -s;., + s2.k - s2., 
{2 {2 2 
S3.k -S3.k S2.k +S2.k +S1.k -S).k 
{2 {2 2 
where k=O, 1, ... , N-1. The rows of the signal transmission 
matrix represent the time dimension, the colunms represent 
the space dimension and the index k represents the fre-
quency dimension or the corresponding sub-carrier. The 
transmitter 8 may create the matrix Sk such that it is unitary. 
If the vectors of the training sequences are derived from the 
points along the unit circle in the complex domain then the 
signal transmission matrices Sk shown in (1) and (2) are 
unitary. Besides making each of the transmission matrices Sk 
unitary, it also facilitates the system implementation and 
maintains a low PAPR of the sequence structure in the time 
domain. This is because the signal transmission matrices in 
the training mode and the data mode are exactly alike, which 
further simplifies the system implementation. The transmis-
sion of a unitary matrix aids in parameter estimation, as is 
described below. 
With reference again to FIG. 1, the L number ofreceiving 
antennas 20 receive the Q number of transmitted signals and 
provide the received signals to respective OFDM demodu-
lators 22, which down-convert the signal back to baseband. 
The L number of receiving antennas 20 are separated by a 
15 lator 59 provides a signal to the mixer 58 having a frequency 
designed to demodulate the received amplified signal. The 
demodulated signal is then output to an analog-to-digital 
converter (ADC) 60, which converts the analog signals into 
discrete time samples. The discrete time samples are applied 
20 to a synchronization circuit 61. 
25 
An explanation will now be made to emphasize the 
significance of synchronization in an OFDM system. OFDM 
typically requires substantial synchronization in time as well 
as in frequency in order that transmitted signals can be 
recovered with adequate accuracy. Time synchronization 
involves determining the best possible time for the start of 
the received frame to closely match the start of the trans-
mitted signal. 
Frequency synchronization involves maintaining 
30 orthogonality of the respective sub-carrier frequencies. 
Orthogonality refers to a condition of the sub-carrier fre-
quencies wherein the "inner product" of the signals at 
different sub-carrier frequencies is zero. With respect to the 
inner product, reference is made, for example, to the time 
35 domain sequences s1 n wherein n=O, 1, ... N-1 and the 
sub-carrier index k is ~qua! to 1. When the sub-carrier index 
k is equal to 2, the time domain sequences s2 n are trans-
mitted. The inner product is equal to ~(s 1 n)*(s; n) wherein 
n=O, 1, ... N-1. When the inner product is 
0
not eq~al to zero, 
40 a loss of sub-channel orthogonality may result, thereby 
causing Inter Carrier Interference (ICI). Since the sub-
channels are separated by a precise frequency difference to 
maintain orthogonality, any difference in frequencies 
between the transmitter and the receiver local oscillators 
45 may cause a loss of sub-channel orthogonality. The synchro-
nization circuit 61 corrects this loss of sub-channel orthogo-
nality by finding an estimate of the difference between the 
frequencies of the local oscillators 46 of the transmitter 8 
and the frequencies of the local oscillators 59 of the receiver 
50 10. The synchronization circuit 61 further corrects these 
frequency difference estimates. 
The synchronization circuit 61 will now be explained with 
reference to FIG. 8. The input to the synchronization circuit 
61, connected to the output of the ADC 60, is input into a 
55 coarse time synchronization circuit 66 and a frequency offset 
correction circuit 74. The coarse time synchronization cir-
cuit 66 determines the approximate start time of each 
received block ofN+G samples by estimating the approxi-
mate starting time of the OFDM frame. The coarse time 
60 synchronization circuit 66 sends the coarsely synchronized 
signals to a first frequency offset estimation circuit 68. The 
coarse time synchronization circuit 66 sends a second output 
to the frequency offset correction circuit 74 and a third 
output back to the pre-amplifier 57 for altering the gain of 
65 the pre-amplifier 57. 
The first frequency offset estimation circuit 68 estimates 
the frequency offset to within one-half of the sub-carrier 
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spacings. An output from the first frequency offset estima-
tion circuit 68 is sent to the frequency offset correction 
circuit 74. At this stage, the frequency offset correction 
circuit 74 performs an initial correction of the frequency 
offset, utilizing the signals received from the ADC 60, coarse 
time synchronization circuit 66, and the first frequency offset 
estimation circuit 68. The frequency offset correction circuit 
74 sends the initial frequency corrected samples to a cyclic 
prefix remover 62, which is shown in FIG. 7. The cyclic 
prefix remover 62 removes the cyclic prefixes from the 10 
frames and sends the symbols, with the cyclic prefixes 
removed, to a serial-to-parallel converter 63. The serial-to-
parallel converter 63 converts the serial stream to a parallel 
format and sends the parallel data to a Discrete Fourier 
Transform (DFT) stage 64. The DFT stage 64 converts the 15 
time domain samples to the frequency domain, and returns 
an output to the synchronization circuit 61 to refine the 
synchronization in the time and frequency domain. 
With reference again to FIG. 8, the output from the DFT 
64 travels to a second frequency offset estimation circuit 70 20 
and a fine time synchronization circuit 72. The second 
frequency offset estimation circuit 70 receives the estimation 
of the frequency offset to within one-half the sub-carrier 
spacing form the first frequency offset estimation circuit 68 
and the frequency domain samples from the DFT 64. Using 25 
these input signals, the second frequency offset estimation 
circuit 70 provides an estimation of the frequency offset to 
an integer multiple of sub-carrier spacings. 
The second frequency offset estimation circuit 70 pro-
vides an output to the local oscillator 59 for adjusting the 30 
frequency of the local oscillator 59 to the frequency of the 
local oscillator 46 of the transmitter 8. The second frequency 
offset estimation circuit 70 sends a second output to the 
frequency offset correction circuit 74, which may further 
correct the frequency offset during a second stage, based on 35 
the offset estimated by the second frequency offset estima-
tion circuit 70. Both the frequency offset correction circuit 
7 4 and the second frequency offset estimation circuit 70 send 
outputs to the fine time synchronization circuit 72, which 
calculates a more accurate start time of the received frame. 40 
Outputs from the frequency offset correction circuit 74 and 
fine time synchronization circuit 72 are sent to the cyclic 
prefix remover 62, which receives the signals that are further 
synchronized during the second stage of the synchronization 
circuit 61. 45 
The synchronization circuit 61 may be utilized as many 
times as necessary to accurately synchronize the receiver 10 
in the time and frequency domains. The known calibration 
values may be transmitted by the transmitter 8 for an amount 
of time until the synchronization circuit 61 has developed an 50 
accurate correction to compensate for time variations and 
frequency offsets that may be inherent in the communication 
system 6 and channel 19. Once adequate synchronization 
has been obtained, frames carrying the user's data symbols 
may be transmitted with confidence that time and frequency 55 
synchronization will allow acceptable reception of the trans-
mitted signals. With synchronization maintained, newly 
received symbols sent to the synchronization circuit 61 may 
bypass the synchronization and estimation circuits and pass 
through the frequency offset correction circuit 74 to syn- 60 
chronize the new symbols. Therefore, as time passes, the 
synchronization circuit 61 may make slight adjustments to 
account for any changes in the communication system 6, but 
may reach a steady state when the communication system 6 
does not change. 65 
The individual circuits of the synchronization circuit 61 
will now be explained with reference to FIGS. 9A, 9B, 10, 
14 
11 and 12. The coarse time synchronization circuit 66 
determines the approximate start time of each received block 
ofN+G samples. The coarse time synchronization circuit 66 
may use circuitry which takes into account the periodicity 
inserted into the training symbol, or in other words, the 
periodic occurrences of the inserted cyclic prefixes in the 
data frame. The coarse time synchronization circuit 66 
detects the location of the cyclic prefixes by observing the 
repetitious nature of the G samples. To reiterate, the G 
samples repeat a portion of the N samples, as explained 
above. 
The coarse time synchronization circuit 66 may comprise 
circuitry capable of performing a technique that is herein-
after referred to as "auto-correlation." The phase output 
from the auto-correlation circuit may be used in the example 
embodiment of the first frequency offset estimation circuit 
68, as is described in more detail below. The technique of 
auto-correlation is accomplished by comparing the samples 
of a data stream with samples of the same data stream that 
are delayed by the number of samples NI. 
An example embodiment of an auto-correlation circuit 75 
is shown in FIG. 9A. A received frame is demodulated into 
a data stream rn, which is input into a mixer 76 and a delay 
circuit 77. The delay circuit 77 delays the data stream by NI 
samples such that a second input into the mixer 76 will be 
offset by NI samples. The delayed data stream is processed 
by a complex conjugation circuit 78, which outputs the 
processed data stream to the second input of the mixer 76. 
The mixer 76 compares the data stream rn with the 
delayed and processed data stream. Since the delayed data 
stream is delayed by NI samples, the mixer compares the 
start of the preamble at the first G sample with a sample that 
is delayed NI from the start of the preamble. If the compari-
son between the data stream rn and the delayed data stream 
reveals an alignment of the G samples of the cyclic prefix 
with the last G samples of the training symbol ND then the 
mixer 76 outputs a constructively added waveform. The 
output of the mixer 76 is input into a summing circuit 79, 
which sums the output of the mixer 76 over G samples and 
provides the magnitude and phase of the sum. The auto-
correlation operation can be represented using the equation: 
G-1 
¢n = 2= r~+k · rn+k+N1 
k=O 
where the coarse time synchronization is achieved when <Pn 
attains a certain threshold value. 
In addition to auto-correlation, the coarse time synchro-
nization circuit 66 may also correct any undesirable fluc-
tuations in the amplitude of the signals received by the 
receiver 10. Signals experiencing long-term amplitude fluc-
tuations may be corrected by an automatic gain control 
(AGC) circuit, which may be part of the coarse time 
synchronization circuit 66. The AGC circuit may detect 
variations in the signal amplitudes and provide feedback 
signals to the pre-amplifier 57 in order to maintain the 
received signals at a constant magnitude. 
As shown in FIG. 9B, an embodiment of an AGC circuit 
80 comprises an instantaneous energy calculator 82, which 
calculates the instantaneous energy using the formula: 





An average of this instantaneous energy is taken over a 
period of time by a time averaging circuit 84 and given to the 
pre-amplifier 57 to correct the long term fluctuations in the 
amplitude of the received signal. The time averaging circuit 
can be represented using a formula such as: 
where M can be any number large enough to average long 
term fluctuations in the OFDM signal. For example, M may 
be equal to lO(N+G). 
Furthermore, the coarse time synchronization circuit 66 
corrects short-term fluctuations in the signals by utilizing the 
training symbols, pilot symbols, and the instantaneous 
energy value Pn generated by the AGC circuit 80. After the 
coarse time synchronization circuit 66 determines an 
approximate starting time, a more precise time synchroni-
zation is achieved by utilizing the fine time synchronization 
circuit 72, which preferably follows in sequence after a 
frequency offset estimation operation, as will be described 
below. 
In addition to the feedback signal to the pre-amplifier 57, 
the coarse time synchronization circuit 66 outputs the 
coarsely synchronized signals to the first frequency offset 
estimation circuit 68 (FIG. 8) for carrying out the first step 
16 
correlation in the frequency domain. The cyclic cross-
correlation is made possible by the fact that the training 
sequence structure is designed such that the same sequence 
is transmitted from all the transmitting antennas 18 in the 
first training symbol period. The second frequency offset 
estimation circuit 70 receives feedback from the output of a 
Discrete Fourier Transform (DFT) stage 64 (FIG. 7), which 
converts the signal into the frequency domain, and is com-
pared (cross-correlated) with the training symbol that was 
10 transmitted. If there is any residual frequency offset of an 
integer multiple of sub-carrier spacings, then the peak of the 
cross-correlation function will have shifted by an appropri-
ate number of sub-carriers. Otherwise the peak will be at 
15 
zero frequency. This residual frequency offset estimate is 
then applied to the frequency offset correction circuit 74 to 
correct the residual offset. The second frequency offset 
estimation circuit 70 can also be used to provide a feedback 
signal to correct and adjust the frequency of the local 
oscillator 59. 
20 
FIG. 11 illustrates an example of an embodiment of the 
way in which the second frequency offset estimation circuit 
70 shown in FIG. 8 can be configured. An output from the 
DFT 64 is input as a frequency domain received symbol RI 
25 to a buffer 88, which stores in memory N samples. Outputs 
from the buffer 88 are input into N mixers 90. Sequences SI 
from the first frequency offset estimation circuit 68 are input 
into another buffer 92, which stores the sequence SI having 
a length of N samples. Sequence SI is constructed by first 
30 repeating the sequence sI in the time domain I times and then 
taking an N-point FFT of the repeated sequence. Outputs 
from the buffer 92 are input into complex conjugation 
circuits (CCCs) 94 for performing complex conjugation 
operations. The outputs of the CCCs 94 are input into second 
35 inputs into the mixers 90, which mixes the two sets of inputs. 
of frequency offset estimation and correction. In accordance 
with the present invention, frequency synchronization is 
preferably carried out in two steps. The first frequency offset 
estimation circuit 68 estimates any frequency offset of ±I/2 
40 
sub-carrier spacings where I =NINI and NI is the length of the 
periodic sequence. In the simplest case, NI=N and the first 
frequency offset estimation circuit 68 can correct frequency 
offset of one sub-carrier spacing. This frequency offset is 
derived from the phase output from the auto-correlation 
45 
circuit 75, when the auto-correlation reaches its peak or 
crosses a certain predetermined threshold. 
The outputs from the mixers 90 are sent to a summing circuit 
96, which provide a function having the equation: 
N-! 
Xk=~ R1.n) k = 0, 1, ... , N -1, 
n=O 
where (k+n)N represents the modulo-N or the remainder 
operation such that ifk+n=N, then (k+n)N=O and ifk+n=N+ 
1, then (k+n)N=l. Hence, the buffer 92 circularly shifts the 
sequence N times and calculates the values of x from k=O to 
N-1. The index k at which x achieves its maximum gives the 
An example embodiment of the first frequency offset 
estimation circuit 68 is illustrated in FIG. 10. The phase 
output from the auto-correlation circuit 75 is input into an 50 
offset estimation circuit 86. The offset estimation circuit 86 
estimates the frequency offset using a formula that may be 
expressed by: 
frequency offset estimate of the integral number of sub-
carrier spacings. 
The output from the summing circuit 96 is sent to the 
frequency offset correction circuit 74 (FIG. 8), the fine time 




55 response to this output, the frequency offset correction 
circuit 74 further corrects the frequency difference to syn-
chronize the frequency with respect to the integer multiples. 
The local oscillator 59 responds by adjusting the sub-carrier 
If the range of the first frequency offset estimation circuit 68 60 
is not large enough, then the frequency offset estimation has 
to be performed in two stages. The first frequency offset 
estimation circuit 68 estimates the fractional portion of the 
frequency offset. 
The frequency offset of the integer multiples of the 65 
subcarrier spacings is performed by the second frequency 
offset estimation circuit 70 by performing a cyclic cross-
frequency to minimize the frequency offset. 
The frequency offset correction circuit 74 receives the 
estimates of the frequency offset from the first frequency 
offset estimation circuit 68 and the second frequency offset 
estimation circuit 70. In response to the estimates in the 
frequency offset, the frequency offset correction circuit 74 
can correct the frequency offset in discrete time or partly in 
discrete time and partly by sending the correction factor to 
the local oscillator 59. 
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Fine time synchronization can then be achieved by using 
the fine time synchronization circuit 72 to find the start of the 
useful portion of the OFDM block to within a few samples. 
Fine time synchronization can be performed by cross-
correlating the transmitted training symbols with the 
received frequency offset corrected signals from the fre-
quency offset correction circuit 74 and by recognizing a 
predetermined pattern. If different sequences are transmitted 
from different antennas, then Q such correlation circuits are 
needed and the magnitudes of their outputs are summed 10 
together. The peak of the summed magnitudes will indicate 
the fine time synchronization instant. In the example of the 
transmission matrix structure provided in equations (1) and 
(2), the same sequence is transmitted from all the transmit-
ting antennas 18 in the first OFDM symbol period. Hence, 15 
for this case, only one such correlation circuit is required and 
the sequence that is stored in the buffer is the time domain 
counterpart of the sequence S 1 . 
If deemed desirable, sequences with special properties 
can be transmitted from each antenna to further enhance the 20 
performance of the fine time synchronization circuit 72. 
These properties could include the orthogonal nature of the 
transmitted sequences or any other variation on the 
sequences to be transmitted from different antennas. 
18 
tion circuit for all the OFDM demodulators 20 and certain 
parts that are common to the entire receiver 10. For example, 
the OFDM modulators 22 may include individual time 
synchronization circuits 66 and 72 and frequency offset 
correction circuit 74, but may share common frequency 
offset estimation circuits 68 and 70. Alternatively, the 
receiver 10 may simply comprise a single synchronization 
circuit 61. 
Reference will now be made again to FIG. 7. Once the 
fine time synchronization circuit 72 achieves fine time 
synchronization, the frequency and time synchronized infor-
mation is provided to the cyclic prefix remover 62, which 
removes the cyclic prefixes inserted between each block of 
N symbols. The blocks of N samples are then serial-to-
parallel converted using serial-to-parallel converter 63 and 
the parallel signals are input to the DFT stage 64, which 
converts the time domain samples back to the frequency 
domain, thus completing synchronization and demodulation 
by the OFDM demodulators 22. 
Referring again to FIG. 1, the L number of demodulated 
signals from each of the L number of OFDM demodulators 
22 are then input into the decoder 24, which processes the 
demodulated signals. The decoder 24 may be configured in 
the manner shown in the example embodiment of FIG. 13. 
25 The decoder 24 comprises a space-time processor 110 and a 
parameter estimator 112. Both the space-time processor 110 
and parameter estimator 112 receive the signals from each of 
the L number of OFDM demodulators 22. 
FIG. 12 illustrates an example embodiment of the fine 
time synchronization circuit 72. In FIG. 12, a buffer 100 
comprises a memory device for storing NI samples. The 
buffer 100 receives the received samples rn from the second 
frequency offset estimation circuit 70. A second buffer 104 
stores the time domain sequence sI having the length ND 30 
wherein SI is the replica of the original transmitted sequence 
or a semblance of the transmitted sequence s1 . Each output 
from the buffer 100 is input into a first input of a number of 
Nimixers 102. The outputs from the buffer 104 are input into 
An output from the parameter estimator 112 is input into 
a symbol demapper 116 and a set of outputs is input into the 
space-time processor 110. The output of the space-time 
processor 110 is converted from parallel to serial by a 
parallel-to-serial converter 114 and then input to the symbol 
demapper 116, which maps the symbols from the predeter-
mined alphabet back to the data bits. The output from the 
symbol demapper 116 is input into a channel decoder 118. 
The channel decoder 118 decodes the data symbols by 
checking the parity that was added to the symbols prior to 
transmission. Thus, the channel decoder 118 detects and 
a number of NI CCCs 106, which perform complex conju- 35 
gate operations on the outputs from buffer 104. Each output 
from the CCCs 106 is input into a second input of the NI 
mixers 102. The NI number of combined signals from the 
mixers 102 are input into a summing circuit 108, which 
sums the combined signals using equation: 40 corrects errors in the data symbols and outputs the data in its 
original form. There can be an exchange of information 
between the parameter estimator 112, symbol demapper 116 
and channel decoder 118 to create a feedback loop. If the 
channel decoder 118 detects too many errors in the training 
N1-l 
I/Jn= 2=sk_·rn+k· 
k=O 45 symbol such that correction of the errors is no longer 
possible, then an "excessive-error" indication is made to the 
parameter estimator 112, which adjusts and corrects its 
Fine time synchronization is achieved at a time instant n 
when the function 1jJ attains a value greater than a predeter-
mined threshold. The output from the summing circuit 108 50 
represents the output of the synchronization circuit 61 and is 
sent to a cyclic prefix remover 62 (FIG. 7). 
estimates. 
The communication system 6 of the present invention, 
including the synchronization circuit 61, can be imple-
mented in hardware, software, firmware, or a combination 
thereof. In the embodiments of the present invention, the 
communication system 6 can be implemented in software or 
firmware that is stored in a memory and that is executed by 
The performance of the fine time synchronization circuit 
72 is dependent on the frequency offset estimation and 
correction. Presence of any frequency offset hampers the 
performance of the fine time synchronization circuit 72. 
When no frequency offset exists, the timing information may 
be derived directly from the coarse time synchronization 
circuit 66. Also, coarse time synchronization can be modi-
fied to provide better estimates by averaging the results of 
the coarse time synchronization circuits from different 
OFDM demodulators and over different times. The fine time 
synchronization circuit 72 provides an optimal time instant 
of the start of the received OFDM frame. 
55 a suitable instruction execution system. If implemented in 
hardware, as in an alternative embodiment, the synchroni-
zation system can be implemented with any or a combina-
tion of the following technologies, which are all well known 
in the art: a discrete logic circuit having logic gates for 
60 implementing logic functions upon data signals, an appli-
cation specific integrated circuit (ASIC) having appropriate 
combinational logic gates, a programmable gate array 
(PGA), a field programmable gate array (FPGA), digital 
signal processor (DSP), etc. 
The communication system 6 may either employ L such 65 
synchronization circuits 61, one for each OFDM demodu-
lator 22 or it may employ certain parts of the synchroniza-
It should be emphasized that the above-described embodi-
ments of the present invention are merely possible examples 
of implementations, merely set forth for a clear understand-
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ing of the principles of the invention. Many variations and 
modifications may be made to the above-described embodi-
ments of the invention without departing substantially from 
the principles of the invention. All such modifications and 
variations are intended to be included herein within the 




offset estimation circuit and said first frequency offset esti-
mation circuit to correct the frequency offset in discrete 
time. 
11. The apparatus of claim 1, wherein each of the Q 
OFDM modulators share a common transmitting local oscil-
lator, each of the L OFDM demodulators share a common 
receiving local oscillator, and the synchronization circuit 
comprises first and second frequency offset estimation cir-
cuits for estimating the frequency difference between the 
1. An apparatus for synchronizing a Multi-Input, Multi-
Output (MIMO) Orthogonal Frequency Division Multiplex-
ing (OFDM) system, the apparatus comprising: 
10 transmitting local oscillator and the receiving local oscilla-
a number (Q) of OFDM modulators, each OFDM modu-
lator producing a frame comprising at least one inserted 
symbol, a plurality of data symbols, and cyclic prefixes; 15 
Q transmitting antennas, each transmitting antenna con-
nected to a respective OFDM modulator, for transmit-
ting said frame over a channel; 
a number (L) of receiving antennas for receiving the 
transmitted frames; and 20 
L OFDM demodulators, each OFDM demodulator corre-
sponding to a respective receiving antenna, the L 
OFDM demodulators comprising a synchronization 
circuit, which processes the received frame in order to 
synchronize the received frame in a time domain and 25 
frequency domain; 
wherein the synchronization circuit comprises a first 
portion that includes individual circuits such that each 
individual circuit is used exclusively by a respective 
OFDM demodulator, and a second portion that includes 30 
circuits that are shared by all of the L OFDM demodu-
lators. 
2. The apparatus of claim 1, wherein the cyclic prefixes 
protect the data symbols against Inter Symbol Interference 
(ISI). 
3. The apparatus of claim 1, wherein the at least one 
inserted symbol has at least one pilot symbol inserted within 
the data symbols or at least one training symbol inserted at 
the beginning of the frame. 
35 
4. The apparatus of claim 1, wherein the synchronization 40 
circuit comprises a circuit for finding the optimum time 
instant of the start of the demodulated frame. 
5. The apparatus of claim 4, wherein the synchronization 
circuit comprises a coarse time synchronization circuit and 
45 
a fine time synchronization circuit. 
6. The apparatus of claim 5, wherein the coarse time 
synchronization circuit comprises a circuit for performing 
auto-correlation on the received frame over a particular 
window. 
7. The apparatus of claim 5, wherein the coarse time 
synchronization circuit comprises a circuit for performing an 
automatic gain control operation. 
50 
8. The apparatus of claim 1, wherein each of the Q OFDM 
modulators comprises a transmitting local oscillator, each of 55 
the L OFDM demodulators comprises a receiving local 
oscillator, and the synchronization circuit comprises a first 
frequency offset estimation circuit and a second frequency 
offset estimation circuit for estimating the frequency differ-
ence between the transmitting local oscillator and the receiv- 60 
ing local oscillator. 
tor. 
12. The apparatus of claim 1, wherein Q is equal to L. 
13. The apparatus of claim 12, wherein Q is equal to one. 
14. The apparatus of claim 1, wherein Q equals two. 
15. The apparatus of claim 1, wherein Q is not equal to L. 
16. The apparatus of claim 1 further comprising an 
OFDM encoder, wherein the OFDM encoder comprises: 
a channel encoder; 
a symbol mapper connected to an output of the channel 
encoder; 
a space-time processor connected to an output of the 
symbol mapper, the space-time processor separating 
data into a plurality of sub-channels; and 
a pilot/training symbol inserter, which inserts pilot sym-
bols and training symbols onto the sub-channels. 
17. The apparatus of claim 1, wherein each of the Q 
OFDM modulators comprises: 
a serial-to-parallel converter; 
an inverse discrete Fourier transform (IDFT) stage con-
nected to an output of the serial-to-parallel converter; 
a cyclic prefix inserter connected to an output of the IDFT 
stage; 
a parallel-to-serial converter connected to an output of the 
cyclic prefix inserter; 
a digital-to-analog converter (DAC) connected to an 
output of the parallel-to-serial converter; 
a local oscillator; 
a mixer having a first input and a second input, the first 
input connected to an output of the DAC, the second 
input connected to an output of the local oscillator; and 
an amplifier connected to an output of the mixer. 
18. The apparatus of claim 1, wherein each of the L 
OFDM demodulators comprises: 
a pre-amplifier; 
a local oscillator; 
a mixer having a first input and a second input, the first 
input connected to an output of the pre-amplifier, the 
second input connected to an output of the local oscil-
lator; 
an analog-to-digital converter (ADC) connected to an 
output of the mixer; 
the synchronization circuit, having one input connected to 
an output of the ADC; 
a cyclic prefix remover connected to an output of the 
synchronization circuit; 
a serial-to-parallel converter connected to an output of the 
cyclic prefix remover; and 
a discrete Fourier transform (DFT) stage connected to an 
output of the serial-to-parallel converter, an output of 
the DFT stage connected to another input to the syn-
chronization circuit. 
19. The apparatus of claim 1, wherein the L OFDM 
demodulators share a single synchronization circuit. 
9. The apparatus of claim 8, wherein the second frequency 
offset estimation circuit is used to correct the frequency of 
the receiving local oscillator. 
10. The apparatus of claim 8, wherein said synchroniza-
tion circuit further comprises a frequency offset correction 
circuit that utilizes the estimates from said second frequency 
20. The apparatus of claim 1, wherein each OFDM 
65 demodulator uses one of L synchronization circuits. 
21. The apparatus of claim 1, wherein the second portion 
comprises a first frequency offset estimator circuit and a 
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second frequency offset estimator circuit, and the first por-
tion comprises a coarse time synchronization circuit, a fine 
time synchronization circuit, and a frequency offset correc-
tion circuit. 
22. The apparatus of claim 1, wherein the second portion 
comprises a coarse time synchronization circuit, a first 
frequency offset estimator circuit, and a second frequency 
offset estimator circuit, and the first portion comprises a fine 
time synchronization circuit and a frequency offset correc-
tion circuit. 
23. The apparatus of claim 1, wherein the first portion 
comprises coarse time synchronization circuits wherein the 
results of the different coarse time synchronization circuits 
are shared by the different OFDM demodulators. 
10 
24. The apparatus of claim 1 further comprising an 15 
OFDM decoder, wherein the OFDM decoder comprises: 
a space-time processor that receives an output from each 
of the L OFDM demodulators; 
a parameter estimator that receives an output from each of 
the L OFDM demodulators and estimates parameters of 20 
the channel; 
a parallel-to-serial converter connected to an output of the 
space-time processor; 
a symbol demapper having a first input and second input, 
the first input connected to an output of the parameter 25 
estimator, the second input connected to an output of 
the parallel-to-serial converter; and 
a charmel decoder connected to an output of the symbol 
demapper. 
22 
a first buffer that receives and stores a portion of a stream 
of data samples from a Discrete Fourier Transform 
(DFT) stage, the first buffer having a plurality of 
outputs; 
a second buffer that receives and stores a portion of a 
stream of data samples in the frequency domain from a 
transmitted sequence, the second buffer having a plu-
rality of outputs; 
a plurality of complex conjugation circuits connected to 
the plurality of outputs of the second buffer; 
a plurality of mixers, each mixer having a first input and 
a second input, the first inputs connected to the outputs 
of the first buffer, the second inputs connected to 
outputs of the complex conjugation circuits; and 
a summing circuit that sums the outputs of the mixers. 
29. The apparatus of claim 25, wherein the fine time 
synchronization circuit is a cross-correlating pattern recog-
nition circuit that comprises: 
a first buffer that receives and stores a portion of a stream 
of data samples of a received frame, the first buffer 
having a plurality of outputs; 
a second buffer that receives and stores a portion of a 
transmitted sequence in a time domain, the second 
buffer having a plurality of outputs; 
a plurality of complex conjugation circuits connected to 
the plurality of outputs of the second buffer; 
a plurality of mixers, each mixer having a first input and 
a second input, the first inputs connected to the outputs 
of the first buffer, the second inputs connected to 
outputs of the complex conjugation circuits; and 25. A synchronization circuit, incorporated within a 30 
demodulator of a Multi-Input, Multi-Output (MIMO) 
Orthogonal Frequency Division Multiplexing (OFDM) sys-
tem, wherein the synchronization circuit comprises: 
a summing circuit that sums the outputs of the mixers. 
30. A method for synchronizing a Multi-Input Multi-
Output (MIMO) Orthogonal Frequency Division Multiplex-
ing (OFDM) system in time and frequency domains, the 
35 method comprising the steps of: 
a coarse time synchronization circuit; 
a first frequency offset estimation circuit connected to a 
first output of the coarse time synchronization circuit; 
a second frequency offset estimation circuit connected to 
a first output of the first frequency offset estimation 
circuit; 
40 
a fine time synchronization circuit having a first input 
connected to a first output of the second frequency 
offset estimation circuit; and 
producing a frame of data comprising a training symbol 
that includes a synchronization component that aids in 
synchronization, a plurality of data symbols, and a 
plurality of cyclic prefixes; 
transmitting the frame over a channel; 
receiving the transmitted frame; 
demodulating the received frame; 
synchronizing the received demodulated frame to the 
transmitted frame such that the data symbols are syn-
chronized in the time domain and frequency domain; 
wherein the synchronizing in the time domain comprises 
a frequency offset correction circuit having inputs con-
nected to second outputs of the coarse time synchro- 45 
nization circuit, first frequency offset estimation circuit, 
and second frequency offset estimation circuit, and 
having an output connected to a second input to the fine 
time synchronization circuit. 
coarse time synchronizing and fine time synchronizing. 
31. The method of claim 30, wherein the synchronizing in 
50 
the time domain includes averaging estimates over a period 
of time. 
26. The apparatus of claim 25, wherein the coarse time 
synchronization circuit is an auto-correlation circuit that 
comprises: 
a delay circuit that receives a stream of data samples of a 
received frame; 
a complex conjugation circuit connected to an output of 55 
the delay circuit; 
a mixer having a first input and a second input, the first 
input receiving the stream of data samples, the second 
input connected to an output of the complex conjuga-
tion circuit; and 60 
a summing circuit connected to an output of the mixer. 
27. The apparatus of claim 25, wherein the first frequency 
offset estimation circuit comprises an offset correction cir-
cuit. 
28. The apparatus of claim 25, wherein the second fre- 65 
quency offset estimation circuit is a cross-correlation circuit 
in a frequency domain that comprises: 
32. The method of claim 30, wherein the synchronizing in 
the frequency domain comprises estimating a frequency 
offset. 
33. The method of claim 32, wherein the step of estimat-
ing the frequency offset comprises estimating the frequency 
offset to within one half of the sub-carrier spacing. 
34. The method of claim 33, wherein the step of estimat-
ing the frequency offset further comprises the steps of: 
repeating received samples of the received frame a num-
ber of times; 
taking an N-point Fast Fourier Transform (FFT); and 
performing a cross-correlation procedure in the frequency 
domain. 
35. The method of claim 32, wherein the step of estimat-
ing the frequency offset comprises averaging the estimates 
over a number of frames, thereby improving the estimates. 
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36. The method of claim 32, wherein the step of estimat-
ing the frequency offset comprises taking the estimates from 
a number of different OFDM demodulators and averaging 
the estimates, thereby improving the estimates. 
37. The method of claim 30, wherein the transmitting step 
includes transmitting the symbols from at least two anten-
nas. 
38. The method of claim 30, wherein the step of produc-
ing further comprises producing said training symbol with 
an orthogonal sequence, thereby enhancing a fine time 
synchronization performance. 
39. The method of claim 30, wherein the step of produc-
ing further comprises adjusting the periodicity of the train-
ing symbol, thereby increasing the range of frequency offset 
estimation. 
40. The method of claim 30, wherein the synchronization 
component aids in synchronization and in an estimation of 
channel parameters. 
41. The method of claim 30, wherein the synchronization 
component comprises a preamble of a generalized length 
having a number of OFDM symbols less than a number of 
transmitting antennas. 
24 
45. The method of claim 30, wherein the synchronization 
component includes chirp-like sequences. 
46. The method of claim 45, wherein the chirp-like 
sequences include at least one of Frank-Zadoff sequences, 
Chu sequences, Milewski sequences, Suehiro polyphase 
sequences, and Ng et al. sequences. 
47. The method of claim 30, wherein the step of produc-
ing a frame comprises producing the cyclic prefixes in a 
10 preamble and in the data symbols such that the cyclic 
prefixes in the preamble are longer than the cyclic prefixes 
in the data symbols, thereby countering an extended channel 
impulse response and improving synchronization. 
48. The method of claim 30, further comprising the step 
15 of altering the training symbol to enhance the synchroniza-
tion performance. 
49. The method in claim 30, wherein the coarse time 
synchronizing includes averaging the coarse time synchro-
20 nized results over time. 
50. The method of claim 30, further comprising the steps 
of: 
42. The method of claim 30, wherein the synchronization 
component comprises a preamble of a generalized length 
having a number of OFDM symbols equal to a number of 25 
transmitting antennas. 
generating an N-point representation of the transmitted 
sequence in the frequency domain; 
repeating the time domain sequence a number of times; 
and 
43. The method of claim 30, wherein the synchronization 
component comprises a preamble of a generalized length 
having a number of OFDM symbols greater than a number 
of transmitting antennas. 
44. The method of claim 30, wherein the synchronization 
component comprises a preamble whose signal transmission 
matrix resembles an existing space-time block code. 
taking an N-point Fast Fourier Transform. 
51. The method of claim 30, wherein the step of produc-
30 ing comprises producing a preamble whose signal transmis-
sion matrix resembles an existing space-time block code. 
* * * * * 
